

Fig.1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig.7




Fig.8

D	ϕA	ϕB	ϕC	ϕD
0	$1 \rightarrow 1$	$0 \rightarrow 0$	$1 \rightarrow 1$	$0 \rightarrow 0$
1	$1 \rightarrow 0$	$0 \rightarrow 1$	$1 \rightarrow 1$	$0 \rightarrow 0$
2	$1 \rightarrow 1$	$0 \rightarrow 0$	$1 \rightarrow 0$	$0 \rightarrow 1$
3	$1 \rightarrow 0$	$0 \rightarrow 1$	$1 \rightarrow 0$	$0 \rightarrow 1$

Fig.9




Fig.10




Fig.11




Fig.12





Fig.13



The diagram shows a circuit for a staircase integrator. A horizontal line at the top is labeled "Staircase". A vertical line labeled "Sensor output" connects to a node between two capacitors, $4C$ and $8C$. The $4C$ capacitor is connected to the "Staircase" line. The output of the $8C$ capacitor is connected to the non-inverting input of an operational amplifier. The op-amp is configured with a feedback capacitor C and a feedback resistor Q_0 . The inverting input of the op-amp is connected to ground through a switch labeled ϕ_1 . The output of the op-amp is connected to two other stages. The first stage is an inverter with its input connected to the op-amp output through a switch labeled ϕ_2 ; its output is labeled "Reset level output of amplifier". The second stage is another inverter with its input connected to the op-amp output through a switch labeled ϕ_3 ; its output is labeled "Analog residual output".